Arista DCS-7130LBR-48S6QD-R | 7130LBR 48-Port 10G Switch, 2x FPGA, Rear-to-Front, AC

SKU:DCS-7130LBR-48S6QD-R

Stock Status: Enquire

Request Quote

Sale Sold out

Shipping calculated at checkout.

20-min response

Need a quote or bulk pricing? Answered within 20 minutes, Sydney business hours.

Description

The Arista 7130LBR is a 1RU composable Layer 1+ application switch that combines two Xilinx Virtex UltraScale+ VU9P-3 FPGAs, an integrated R3-family Layer 2/3 switch chip and an ultra-low-latency Layer 1 crosspoint. It is built for low-latency trading, network visibility and packet capture, shared-access exchange services, colocation deployments and custom FPGA in-network applications.

This DCS-7130LBR-48S6QD-R variant provides 48 SFP+ ports and 6 QSFP-DD ports running as 8 x 10G NRZ lanes each, with breakout to 2x40GbE or 8x10GbE. The Layer 1 crosspoint offers latency from 4 ns at 1-10Gbps per lane, each FPGA has 32GB of DDR4, and the R-Series switch delivers 1.5 Tbps of throughput with a 4 GB packet buffer. Power comes from two hot-swap 1500W AC supplies in a 1+1 arrangement, with three hot-swap fans and rear-to-front airflow. It runs Arista EOS and sits in EOS Feature License Group 4, with a minimum release of EOS 4.30.2F.

The 48 SFP+ ports support 10GBASE-CR, AOC, SR, LR, ER, ZR and T optics as well as 1GbE SX, LX and TX. The QSFP-DD ports support 40GBASE-SR4, LR4 and ER4 optics, 40G CR4 DACs and breakout DACs to SFP+.

Enquire with XS Network Tech for new or used pricing and availability.

Features

- Composable architecture: any front-panel lane can be linked 1:1 or mirrored to either FPGA or the switch chip via the Layer 1 crosspoint
- Layer 1 functions include signal regeneration, media conversion, port mirroring, telemetry, dynamic patching and per-link statistics
- Integrated R3-family switch with wire-speed L2/L3 forwarding, BGP, OSPF, PIM, LANZ microburst detection and tap aggregation
- Arista FPGA applications including MetaWatch for monitoring and time stamping and MetaMux for low-latency multiplexing
- FPGA Development Kit with IP cores for custom in-network applications
- Precision timing with IEEE 1588v2 PTP, SyncE and front-panel PPS ports
- Arista EOS with Linux shell access, CloudVision management and OpenConfig extensibility
- MACsec, control plane protection, ACLs, EVPN/VXLAN and MPLS support

Warranty

All products sold by XS Network Tech include a 12-month warranty on both new and used items. Our in-house technical team thoroughly tests used hardware prior to sale to ensure enterprise-grade reliability.

All technical data should be verified on the manufacturer data sheets.

View full details

specs-tabs

Technical Specifications

FAQs

Technical Specifications

- Front-panel ports: 48x SFP+, 6x QSFP-DD (10G NRZ)
- QSFP-DD breakout: 2x40GbE or 8x10GbE per port
- Layer 1 throughput: 1-10Gbps per lane
- Layer 1 latency: from 4 ns
- FPGA: 2x Xilinx UltraScale+ VU9P-3
- FPGA DRAM: 32GB DDR4 per FPGA
- R-Series switch throughput: 1.5 Tbps
- R-Series switch packet buffer: 4 GB
- CPU: 8-core x86
- System DRAM / SSD: 64 GB / 120 GB
- Clock: OCXO
- Management: 1x 100/1000 port, 1x RJ-45 RS-232 serial, 1x USB
- PPS ports: 2x input, 2x output (5V TTL)
- Power supplies: 2x hot-swap 1500W AC (PWR-1511-AC), 1+1 redundant
- Fans: 3x hot-swap, N+1 redundant (FAN-7011H)
- Airflow: rear-to-front
- Rack units: 1 RU
- Dimensions (WxHxD): 44.0 x 4.4 x 65.4 cm
- Weight: 14.9 kg
- Operating temperature: 0 to 40 C (0 to 35 C with reverse airflow)
- Operating altitude: 0 to 3,000 m
- Minimum EOS: 4.30.2F

FAQs

Q: What does the -R suffix mean on this 7130LBR?
A: The -R variant uses rear-to-front airflow and ships with two AC power supplies. Check your rack airflow direction before ordering.

Q: Which optics can I use in the QSFP-DD ports?
A: The QSFP-DD ports operate as 8 x 10G NRZ lanes only. They support 40GBASE-SR4, LR4, ER4 and 40G CR4 DACs, plus breakout DACs to SFP+.

Q: What power supplies does it use?
A: It uses two hot-swap 1500W AC supplies (PWR-1511-AC) in a 1+1 redundant arrangement, taking 200-240V AC through IEC C13 connectors.

Q: Which software and licences does it use?
A: It runs Arista EOS, with a minimum release of 4.30.2F, and sits in EOS Feature License Group 4. Optional licences such as LIC-FIX-4-E add enhanced Layer 3 features. FPGA applications such as MetaWatch and MetaMux are separate Arista applications.

Q: Can I develop my own FPGA applications on it?
A: Yes. The FPGA Development Kit provides IP cores such as 10GbE and 25GbE MAC/PHY, a timestamper and a mux for building custom in-network applications on the two VU9P-3 FPGAs.